


SNM1021DRA

Single N-Channel, 100V, 31A, Power MOSFET

<http://www.sitcores.com/>


V _{DS} (V)	Max.R _{DS(on)} (mΩ)
100	21@ V _{GS} = 10V
	34@ V _{GS} = 4.5V



DFN3333-8L

Description

The SNM1021DRA is N-Channel enhancement MOS Field Effect Transistor. Uses advanced Split Gate Trench technology and design to provide excellent R_{DS(ON)} with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product SNM1021DRA is in compliance with RoHS.



Pin configuration (Top view)

Features

- Split Gate Trench technology
- Supper high density cell design
- Low ON resistance
- 100% UIS and Rg Tested
- MSL3



10420 = Device Code
 LL = Special Code
 Y = Year
 W = Week (A~z)

Marking

Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

Order information

Device	Package	Shipping
SNM1021DRA-8/TR	DFN3333-8L	3000/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_C=25^\circ\text{C}$	31
		$T_C=100^\circ\text{C}$	20
Pulsed Drain Current ^c	I_{DM}	89	A
Continuous Drain Current ^a	I_{DSM}	$T_A=25^\circ\text{C}$	11
		$T_A=70^\circ\text{C}$	9
Avalanche Energy $L=0.3\text{mH}$	E_{AS}	44	mJ
Power Dissipation ^b	P_D	$T_C=25^\circ\text{C}$	41
		$T_C=100^\circ\text{C}$	16
Power Dissipation ^a	P_{DSM}	$T_A=25^\circ\text{C}$	4.8
		$T_A=70^\circ\text{C}$	3.1
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal resistance ratings







Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	$t \leq 10\text{ s}$	$R_{\theta JA}$	20	26	$^\circ\text{C/W}$
	Steady State		45	56	
Junction-to-Case Thermal Resistance	Steady State	$R_{\theta JC}$	2.2	3.1	






Note:



- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area). The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)}=150^\circ\text{C}$. The value is only for reference, any application depends on the user's specific board design.
- b The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^\circ\text{C}$, the maximum allowed junction temperature of 150°C .
- d The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- e The parameter is not subject to production test – verified by design / characterization.


Electronics Characteristics (Ta=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{ V}, I_D = 250\mu\text{A}$	100			V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$			1	μA	
Gate-to-source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA	
ON CHARACTERISTICS							
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1.5	2.0	2.5	V	
Drain-to-source On-resistance ^d	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 15\text{ A}$		16	21	m Ω	
	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 15\text{ A}$		23	34		
CHARGES, CAPACITANCES AND GATE RESISTANCE							
Input Capacitance ^e	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz},$ $V_{DS} = 50\text{ V}$		940		pF	
Output Capacitance ^e	C_{OSS}			175			
Reverse Transfer Capacitance ^e	C_{RSS}			9.3			
Total Gate Charge ^e	$Q_{G(TOT)}$	$V_{GS} = 10\text{ V}, V_{DD} =$ $50\text{ V}, I_D = 15\text{ A}$		17.6		nC	
Total Gate Charge ^e	$Q_{G(TOT)}$		$V_{GS} = 4.5\text{ V}, V_{DD} =$ $50\text{ V}, I_D = 15\text{ A}$		9.5		
Gate-to-Source Charge ^e	Q_{GS}				3.1		
Gate-to-Drain Charge ^e	Q_{GD}				4.8		
Gate Resistance	R_g	$f = 1\text{ MHz}$		0.7		Ω	
SWITCHING CHARACTERISTICS ^e							
Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 10\text{ V},$ $V_{DD} = 50\text{ V},$ $I_D = 15\text{ A}, R_G = 1\Omega$		6		ns	
Rise Time	t_r			12.6			
Turn-Off Delay Time	$t_{d(OFF)}$			12.8			
Fall Time	t_f			3.0			
BODY DIODE CHARACTERISTICS							
Forward Voltage ^d	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 15\text{ A}$		0.88	1.2	V	
Maximum Continuous Current ^e	I_S				31	A	
Body Diode Reverse Recovery Time ^e	T_{rr}	$I_F = 15\text{ A},$ $dI/dt = 100\text{ A}/\mu\text{s}$		30		ns	
Body Diode Reverse Recovery Charge ^e	Q_{rr}			36		nC	


Typical Characteristics (Ta=25°C, unless otherwise noted)

Output Characteristics ^d

Transfer Characteristics ^d

On-Resistance vs. Drain Current ^d

On-Resistance vs. Gate-to-Source Voltage ^d

On-Resistance vs. Junction Temperature ^d

Threshold Voltage vs. Temperature


Capacitance

Body Diode Forward Voltage ^d

Single Pulse power

Safe Operating Area

Gate Charge Characteristics



Transient Thermal Response (Junction-to-Case)

Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
DFN3333-8L



TOP VIEW



BOTTOM VIEW






SIDE VIEW



RECOMMENDED LAND PATTERN (unit:mm)

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	-	-	0.05
A2	0.15	0.20	0.25
b	0.24	0.30	0.35
D	3.20	3.30	3.40
D1	2.15	2.25	2.35
E	3.20	3.30	3.40
E1	2.13	2.23	2.33
E2	0.30	0.40	0.50
e	0.65 BSC		
L	0.30	0.40	0.50

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input type="checkbox"/> 7inch	<input checked="" type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm	<input checked="" type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input type="checkbox"/> 4mm <input checked="" type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4